EnglishSite MapcontactHome

COE Documents

COE Documents Top


2nd COE Workshop Proceeding 2004/1/30

PDF[61MB]

FrontCover&Contents

PDF[236KB]

- PLENARY SESSION -
Opening Address
Prof. Taizo Muta, President of Hiroshima University

Overview & Keynote Address - Recent Progress of the COE -
Prof. Atsushi Iwata, Director of the COE, Hiroshima University

PDF[260KB]

[Invited] Low Power SoC Technology Development at STARC
Koichiro Ishibashi and Hiroyuki Okada, STARC

paper PDF[80KB]

slide PDF[260KB]

[Invited] Quantum Mechanical Carrier Transport and Nano-scale MOS Modeling
Prof. Zhiping Yu, Tsinghua University
paper PDF[124KB]

slide PDF[360KB]

Wireless Interconnection on Si LSI using Integrated Antenna
Prof. Takamaro Kikkawa, Hiroshima University
paper PDF[180KB]

slide PDF[392KB]

Physics-Based Modeling of Electro-Magnetic Parasitic Effects in Interconnects
Prof. G. Wachutka, TU Muenchen
paperPDF[88KB]

slide PDF[2.5MB]

[Invited] Modeling CMOS Non-Quasi-Static Effects in a Quasi-Static Simulation Engine
Prof. Musun Chan, Hong Kong University
paper PDF[184KB]

slide PDF[616KB]

MOSFET Modeling for RF-CMOS Design
Prof. Mitiko Miura-Mattausch
paper PDF[932KB]

slide PDF[444KB]

- POSTER SESSION by COE members -

A Multi-chip Vision System with a PWM-based Line Parallel Interconnection
Seiji Kameda, Mamoru Sasaki and Atsushi Iwata

paper PDF[120KB]

poster PDF[940KB]

Human Face Detection and Recognition Using Principle Component Analysis
H. Ando, N. Fuchigami, M. Sasaki and A. Iwata

paper PDF[348KB]

poster PDF[1.9MB]

Neural-Sensing LSI with Wireless Interface
Takashi Yoshida, Takayuki Mashimo, Miho Akagi, and Atsushi Iwata

paper PDF[1.1MB]

poster PDF[880KB]

CDMA Communication Chips for Highly Flexible Robot Brain
Mitsuru Shiozaki, Toru Mukai, Mamoru Sasaki and Atsushi Iwata

paper PDF[272KB]

poster PDF[21MB]

A Single Chip UWB Transmitter based on 0.18-um CMOS Technology for Wireless Interconnection
Pran Kanai Saha, N. Sasaki, and T. Kikkawa

paper PDF[144KB]

poster PDF[360KB]

A Single Chip UWB Receiver based on 0.18-um CMOS Technology for Wireless Interconnection
Nobuo Sasaki, Pran Kanai Saha and Takamaro Kikkawa

paper PDF[168KB]

poster PDF[1.1MB]

Wireless Chip Interconnect Using Resonant Coupling between Spiral Inductors
Mamoru Sasaki, Daisuke Arizono and Atsushi Iwata

paper PDF[372KB]

poster PDF[1.5MB]

Low-Power Digital Image Segmentation of Real-Time VGA-Size Motion Pictures
Takashi Morimoto, Yohmei Harada, Osamu Kiriyama, Hidekazu Adachi, Tetsushi Koide and Hans Juergen Mattausch

paper PDF[1.4MB]

poster PDF[4.3MB]

A Strategy Learning Model for Robot Brain
Masahiro Ono, Mamoru Sasaki and Atsushi Iwata

paper PDF[156KB]

poster PDF[1.6MB]

Chip-Architecture for Automatic Learning Based on Associative Memory and Short/Long Term Storage Concept
Masahiro Mizokami, Yoshinori Shirakawa, Tetsushi Koide and Hans Juergen Mattausch

paper PDF[428KB]

poster PDF[796KB]

Associative Memory for High-Speed Nearest Hamming/Manhattan Distance Search with Large Reference Pattern Number
Yuji Yano, Tetsushi Koide, Hans Juergen Mattausch

paper PDF[432KB]

poster PDF[1MB]

Improved Mixed Digital-Analog Nearest-Match Circuit for Fully-Parallel Assosiative Memories
Kaji Mujibur Rahman, Kazuhiro Kamimura, Tetsushi Koide and Hans Juergen Mattausch

paper PDF[448KB]

poster PDF[2.8MB]

Toward Current-Characteristics Simulation for p-i-n Photodiodes Based on Spectral Method
K. Konno, O. Matsushima, K. Hara, G. Suzuki, and M. Miura-Mattausch

paper PDF[160KB]

poster PDF[1.2MB]

1/f and Non-1/f Low Frequency Noise Measurements and their Modeling with HiSIM
H. Ueno, S. Matsumoto, M. Miura-Mattausch, H. J. Mattausch, S. Kumashiro, T. Yamaguchi, K. Yamashita, and N. Nakayama

paper PDF[696KB]

poster PDF[2.8MB]

Optical Properties of Ring Resonators on Si Chips
Yuichiro Tanushi, Masaru Wake, Keita Wakushima and Shin Yokoyama

paper PDF[252KB]

poster PDF[116KB]

Study in Structure and Fabrication Process of 3-Dimensional CMOS Transistor
K. Okuyama, K. Kobayashi, and H. Sunami

paper PDF[152KB]

poster PDF[72KB]

Multiple-Step Electron Charging in Si Quantum-Dot Floating Gate nMOSFETs
Mitsuhisa Ikeda, Yusuke Shimizu, Taku Shibaguchi, Hideki Murakami and Seiichi Miyazaki

paper PDF[212KB]

poster PDF[460MB]

Characterrization Electronic Charged States of Single Si Quantum Dots with Ge Core Using AFM/Kelvin Probe Technique
Yudi Darma, Kohei Takeuchi, and Seiichi Miyazaki

paper PDF[112KB]

poster PDF[1.3MB]

Local Characterization of Electronic Transport in Microcrystalline Germanium Thin Films by Atomic Force Microscopy Using a Conducting Probe
Katsunori Makihara, Yoshihro Okamoto, Hiroshi Nakagawa, Mitsuhisa Ikeda, Hideki Murakami and Seiichi Miyazaki

paper PDF[940KB]

poster PDF[6.5MB]

Atomic layer deposition of HfO2 for gate dielectrics
Yuichi Yokoyama, Hiroyuki Ishii and Anri Nakajima

paper PDF[116KB]

poster PDF[56KB]

Workfunction Tuning for Single-Metal Dual-Gate with Mo and NiSi Electrodes
T. Sano, M. Hino, and K. Shibahara

paper PDF[604KB]

poster PDF[316KB]

Etching Properties and Optical Emission Spectroscopy of NH3 Added C5F8 Pulse-Modulated ICP Plasma
Masahiro Ooka and Shin Yokoyama

paper PDF[104KB]

poster PDF[348KB]

RearCover

PDF[52KB]