

Industry-Academia Cooperation for Advanced Semiconductor Technology

Masataka Hirose

Advanced Semiconductor Research Center

National Institute of Advanced Industrial Science and Technology

Horizontal deployment of IT companies accompanied with globalization of economy that happened in mid-eighties induced dramatic changes in the R&D environment in industry. Increasing competition in world-wide semiconductor market forced the industries to enhance the R&D speed and efficiency. This caused a shift of R&D activities from corporate research laboratories to business divisions and shrinkage of corporate labs. Simultaneously, companies enhanced strategic cooperation with universities and collaborated with business competitors through consortium.

SRC (1982) and SEMATECH (1987) are typical examples in U.S.A., while IMEC (1984) and JESSI/MEDEA (1988) in Europe. In addition, industry-academia-government cooperation was strongly motivated by Bayh-Dole Act in 1980 which allows industry and university to hold the IP rights even if the invention was done by government budget. This concept and the similar act were authorized also in Japan in 1999. In Japan STARC has promoted the industry-university collaboration program since 1995, and recently extended the activity to design technology development. Also, Selete was established in 1996. The Project ASUKA which is composed of Selete and STARC started from 2001. Also, MIRAI Project, industry-academia-government cooperation program, started in the same year. ASPLA was established in 2002. The consortia activities and industry-academia collaboration in Japan have been activated very recently, far behind U.S.A. and EU. Nevertheless, such activities will offer excellent opportunities for Japan to revitalize the semiconductor industries and strengthen the university research. This is because (1) the second wave in IT revolution, namely, the ubiquitous computing which needs new technologies and service infrastructures, is coming. Accumulated knowledge and technology in digital consumer, mobile systems etc. will help the competitiveness of Japanese industries in the future ubiquitous systems, devices and contents. And also (2) emerging walls to semiconductor technology prohibit simple extrapolation of existing knowledge for device scaling. New materials, new device structures and even new algorithm for circuit design are needed for breakthrough of the technology roadblocks, through extensive R&D efforts in respective industries and through cooperative R&D in the National Project (MIRAI) and the Consortia (ASUKA, HALCA, and ASPLA).

In order to guarantee the signal integrity of SOC (System on Chip), chip design, device manufacturing, packaging and inspection technologies must be totally optimized. This trend contradicts current fabless-foundry model particularly in 90nm node and beyond. The consortia activities and projects can offer the enabling technology to company, while each company can fuse it with its own core technology to develop highly market-competitive products, creating company differentiation in business. Thus strong management for external research including consortia projects and university activities is key for the success of the efficient R&D of each company. This will enhance industry-academia tie-up and corporate competitiveness.

In this presentation, a new model of industry-academia-government cooperation will be discussed by taking the example of MIRAI Project. Also, recent progress in key areas of semiconductor technology such as interconnect, circuit design, and new transistor structures will be reviewed based on challenges in MIRAI Project. Finally, an idea for the success of the COE Program at Hiroshima University will be proposed.

Industry-Academia Cooperation for Advanced Semiconductor Technology

Masataka Hirose
MIRAI Project Leader

Advanced Semiconductor Research Center
National Institute of Advanced Industrial Science and Technology


1st Intern. Workshop on
Nanoelectronics for Terra-Bi
Information Processing
March 17, 2000, Hiroshima

Outline

1. Why industry-academia cooperation?
2. Paradigm changes in semiconductor business
3. Challenges to new technology
 - MIRAI Project R&D
4. Summary
 - Issues expected to COE

1. Why industry-academia cooperation?

Dramatic Changes in R&D Environment in Industry and Academia



IRAJ Industry-Academia Partnership - U.S.A

- Semiconductor Research Corporation (SRC, 1982)**
 - Semiconductor technology research necessary in coming 3-5 years (from design to manufacture)
 - 46 universities participating (4.4 billion yen in fiscal 2001 from SIA)
- Focus Center Research Program (FCRP)**
 - Research and development of leading-edge semiconductor technology necessary in coming 5-10 years (period of 10 years)
 - Circuit design and testing (UCB), materials and devices (MIT), interconnect technology (GIT) and system / software (CMU)
 - An alliance of 4 main universities and more than 50 cooperating universities with researchers also dispatched from private companies to universities
 - Government 25%, industrial world 75%, 1 billion yen annually on one theme, 2005: 7.5 billion yen
- SEMATECH/ISMT (1987)**
 - Front-end and back-end technology development
 - 10 Member companies (AMD, Agere Systems, HP, Infineon, IBM, Intel/Motorola, Philips, TSMC, TI)
 - Budget (FY2003/US\$135M)

IRAJ Industry-Academia Partnership - Europe



- IMEC (1984, R&D company invested in by the Belgian government)**
 - Core staff are professors and graduate students of Leuven University
 - Infinion Technologies (Germany), Philips and ASML (Holland) have integrated their R&D functions with IMEC to develop next generation semiconductor technologies
 - Wide range of joint research with semiconductor equipment and chip manufacturers
- LETI (French national research institute)**
 - Combined with ST Microelectronics (France) to develop next generation semiconductor technologies
 - LETI staff and ST Microelectronics engineers share development functions with funding by the government
- JESSI/MEDEA (1988)**
 - 12 countries and 55 projects

IRAJ Impact of Bayh-Dole Act

- Industry-academia-government cooperation was significantly motivated by Bayh-Dole Act in 1980
- The Act allows industry and university to hold the IP rights even if the invention was done by government budget.
- The similar act was authorized also in Japan in 1989

IRAJ Comparison of MIRAI, ASUKA(Selete) and HALCA Projects

	MIRAI	ASUKA(Selete)	HALCA
R&D themes	Development of advanced semiconductor material and process technologies for 65-45nm node	Establishment of 65nm generation device process technology (300mm wafer compatible integration)	Development of a manufacturing system for SOC
Budget	4.58 billion yen (fiscal 2002)	14 billion yen/year (period average)	311 billion yen
Supporting institution	Ministry of Economy, Trade and Industry/NEDO 100%	Private company 100%	Ministry of Economy, Trade and Industry/NEDO 5% or less is supplemental
Personnel	150 (25 companies, 48ST, 30 univ. labs)	250 (14 companies)	35 (14 companies)
Development period	7 years (2001-2007)	5 years (2001-2005)	3 years (2001-2003)



Industry, Academia and Government Tie-ups and Corporate Competition

1. Project results are shared by the participating companies (IP rights of the inventor are protected).
2. Cooperative R&D of difficult and risky technology which is important for the future.
3. Each company obtains enabling technology as a result.
4. This technology is fused with the company's own technology. The capability of developing highly market-competitive products in a short time creates company differentiation and competitiveness.
5. Functioning of this differentiation requires the clear core-competence management in company.

2. Paradigm changes in semiconductor business



World Wide Semiconductor Market in 2010

- System LSI 720 B US\$
- Equipment 100 B US\$
- Impact to Naton's Economy
- Consortia-driven R&D and Government Commitment
- Global Competition and Collaboration
(Any company can not cover the whole range of technology development)

14



Limit of the Fabless-Foundry Model

- In the 130nm node, chip design and fabrication technology became more complex because of the introduction of new materials (low-k/Cu interconnect) and sophistication of lithography (OPC).
- In order to guarantee the signal integrity and minimizing defect generation in fabricated chips, total solutions of problems encompassing design, manufacturing, packaging, and inspection hierarchies are needed. Thus the horizontal specialization model lost its potential to handle these issues.
- In the future 65nm and 45nm nodes, the introduction of new materials and processes will proceed even further. Thus design and manufacturing without technology know-how accumulated by integrated device manufacturers (IDM) and R&D results by consortia activities will become even more difficult.
- Foundry service can work only when the full set of technology files is provided to users (fabless). Otherwise, fabricated chip yield will be poor.

15



Can Integrated Device Manufacturers Effectively Grab This Opportunity ?

- Countermeasures
 1. ASPLA provides a standard 90nm process. Library and CAD tools are offered to users in cooperation with STARC. The users can access to an SOC platform that can provide verified IPs (ASPLA scheme).
 2. ASPLA attracts a leading-edge fabless from overseas by offering the advanced technical support and leading-edge technology
- Challenges
 1. Manufacturing by a leading-edge fab that incorporates results of R&D from consortia and IDM.
 2. Realization of ultra QTAT and an advanced production technology with a suitable cost
 3. High quality services matching market needs


15



Shift from the PC Era to the Ubiquitous Computing Era

- More than 50% of Internet access in 2005 will be by non-PCs
- Ultra compact, ultra low power and low cost computers connected via networks will be embedded in various items surrounding us.
- Clothing, accessories, homes, offices and other overall environments will possess advanced information processing capabilities.
- Companies which have created ubiquitous computing technology and service infrastructures will obtain great profit.
- Realization of Japan-originating standards, competitive systems and services, and business models in ubiquitous society can be expected.


16



Emerging Walls to Semiconductor Technologies

- The introduction of new materials for transistors and interconnect structures will be more and more challenging.
- No solutions are available for 45nm node and beyond.
- The technological development model for device makers to accept and evaluate the technology proposals from equipment/material makers will no longer work.
- Each company needs to independently utilize R&D consortium and university brains for its own technology development to enhance the core competency.


18



Away from the Linear Model in Technology Development

- To minimize the risk of technology development and to maximize speed, the fundamental research and applied research must be concurrently conducted. The "fundamental → applied" linear model is no longer valid in industry as well as academia.
- Projects and consortia in which various specialized people can interact through cooperative work will create new knowledge for innovation.
- The roles of projects and consortia are not simply to transfer the completed technologies to companies, but to become dependable partners able to complete new technologies with companies.

19



3. Challenges to new technology

- MIRAI Project R&D

20

MIRAI Project (FY2001-2007)



Purpose:Development of advanced semiconductor technology for 65 to 45nm node for establishing a solid basis of the industry competitiveness.

Mission:To achieve the world-top R&D capabilities by FY 2003 through timely achieving major technological breakthroughs,thereby contributing to the ongoing growth of the semiconductor industry.


Philosophy:Fusion of various expertise and scientific approach are emphasized in order to take high risk in technology development .
Moreover, MIRAI offers a place for developing superior researchers able to achieve world-class R&D.





Organization:The MIRAI project is conducted by a virtual organization of 74 researchers from 25 companies and 62 researchers from AIST/ASRC in cooperation with 20 university laboratories. The main site for research is Tsukuba AIST Super-Clean Room.

20



- ## High-k Gate Stack Gr
- ### Key Challenges
1. Materials selections (high-k, gate metal) with atomic scale control of the interfaces
 2. Precursors and tool development for high-k CVD
 3. Systematic understanding of candidate materials, interface reactions, and deposition chemistry
 4. Metrology to quantify energy band diagram, electronic density of defect states (bulk and interface), localized strain, and EOT
 5. Process integration with keeping mobility high
 6. Modeling of tunnel leakage current and charge trapping
 7. Dielectric reliability model





IRAI Layer-by-Layer Deposition & Annealing

Purpose
 Impurity removal
 Interface control

Features
 • In-situ D&A process
 • Gate/LL/High-k/LL/Si
 • Interface control technique
 Oxidation/nitridation
 • Impurity removal technique

Schematic diagram of LL-D&A process

Si wafer
 ALD chamber
 Interface control chamber
 RTA chamber


Goal in the First Phase (2001-2003)

1. POC machine for depositing high-k gate dielectrics will be developed.
2. Evaluation of 100nm CMOS with EOT=1.0nm will be completed.
3. Transistor model including mobility and reliability issues will be developed.


Low-k/Cu Interconnect Gr

Key Challenges


1. Inorganic and organic porous materials development by controlling pore size distribution, pore structure and hydrophobicity
2. Precursors and tool development
3. Metrology standards for determining porous structure, chemical bonding states, local dielectric constant, thermal conductivity, Cu⁺ drift rate, and nanoscale mechanical properties
4. Process integration with minimum steps
5. Ultra-high speed signal transmission integrity
6. Interconnect reliability model




Materials Requirements for Interconnects



Dielectric Properties of Porous Low-k Materials




Thermally-stable Periodic Nanoporous Silica




M1, 2, and 3 correspond to 6.5, 7.6 and 7.0 nm, respectively.

Chiu, MRS Proc. 716 812.6 (2002)


Low-k deposition by plasma polymerization



Young Modulus and Hardness Measured by Nanoindentation



Pore-size distributions from X-ray scattering and gas adsorption



Hals, SSDM, 496 (2002)

Voiding in Ultra Porous Low-k Materials Proposed Mechanism, Detection and Possible Solutions




Figure 4- Proposed low-k voiding mechanism
Jacobus, Proc. ITC, 236 (2002)

Goal in the First Phase (2001-2003)

1. Deposition tools for ultra low-k dielectrics will be developed.
2. Ultra low-k materials with sufficient mechanical strength will be developed.
3. Integration issues (CMP for porous materials, wet chemicals damage, etch/ash damage, etc.) will be systematically understood.
4. Dual damascene Cu/low-k interconnect module technology will be demonstrated by using 300mm wafer process tools.


New Transistor Technology Gr

Key Challenges

1. Developing new transistor structures by implementing new materials and channel engineering methodology such as strained-SOI
2. Developing novel doping technologies to form ultra shallow junctions
3. Designing new metrology tools such as impurity profiles and local stress in transistor channels with a high spatial resolution better than 10nm


41

Strained SOI MOSFET




42

Modulation of Band Structure due to Strain



43

Electron and Hole Mobility Enhancement in Strained-Si MOSFET






44

New Circuits/System Technology Gr


Key Challenges

1. Developing a new circuit technology to solve the problem of signal clock skew
2. Improving integrity in high-speed data transfer
3. Artificial Intelligence(AI)-calibrated analog LSI design




Clock timing adjustment: results

- Small sizing of delay unit
 - Minimum delay: 30ps
 - 10 gate size
 - 90% reduction of the space
- Verified by TEG development
 - April 2002 completed
 - patent





Adaptive Analog Circuit: IF Filter LSI for Mobile Phones

The LSI has been mass-produced for mobile phones since autumn 2001.



Calibration of 39 parameters in IF filter LSI using an Artificial Intelligence (AI) technique

- Results
- High Yield (97%)
 - Compact (1/51%)
 - Low power dissipation (1/26%)
 - Reduction of Design Cost



Issues Expected to COE

1. Global competitiveness in the focused area of research and potential for systematic education.
2. Strong management for cooperative research among specialists from different fields.
3. Bilateral development of fundamental research and applied research in the COE (no longer "linear model").
4. Enhancement of communication channels to industrial partners for better agreement on bylaws to handle and manage IPs, concurrent technology transfer and exchange of knowledge and human resources.

Issues Expected to COE

1. University was the place where researchers were personally driven by curiosity, while now university becomes the place where researchers are encouraged to interact more with the other faculties and external partners. COE is a leader of this movement to change the function of university.
2. COE offers the platform where specialists from different fields cooperate for the common mission.
3. COE needs to solve the paradox that academic freedom and capital efficiency as defined by the productivity of researchers measured by external evaluation scale must be simultaneously realized.