

## Challenges and Opportunities in the Design of Future Systems on Chip

Tobias G. Noll  
RWTH Aachen University

With the continuous progress of CMOS technology the integration of complete, very complex systems on a single die of silicon becomes feasible, featuring a huge computational power by operating billions of transistors at GHz-clock frequencies. But aside of the well known advantages of such systems-on-chip (SoCs) their exploding gate count complexity, the physical complexity of future deep-sub-micron technologies as well as the ever decreasing time-to-market window are facing future SoC designers by serious, today still unsolved issues. Actually the design of competitive SoCs enforces fundamental changes in system conception and design methodology.

The extensive use of SW programmable kernels in such SoCs offers the highest available flexibility but, although their performance continuously increases, suffers from a too small computational performance for many applications and even more severe, is paid for by an unacceptable power penalty. Adding high performance co-processor blocks dedicated to standard functionalities (like filtering, error decoding etc. in frequently used DSP processing), featuring orders of magnitude better power efficiency and applying an optimized HW/SW split significantly reduces programmable kernel load, releasing flexible resources for added value applications. An additional implementation alternative becoming more and more attractive is the use of application domain specific re-configurable FPGA-like building blocks.

This leads to heterogeneous System-on-Chip architectures, where the most important challenges are to find the ideal HW/SW and analog / digital partitioning for minimizing system costs as silicon area, power dissipation, design effort, testability, etc.. Keys to the success of this approach are 1) an early interaction between system level requirements and implementation issues, and 2) short development times. Parameterized, fairly accurate cost models here enable the evaluation of the high-dimensional design space with fast iteration cycles on algorithmic system level and are the basis for tradeoffs between system requirements and implementation cost already in an early phase of the system development.

From the on-chip communications point of view also power dissipation forces to change from today's mostly memory centric to interconnect centric architectures. Again only a quantitative cost and performance evaluation of alternatives like point-to-point, bus or even network-on-chip based alternatives will enable the design of competitive products. But appropriate cost models for the underlying infrastructure like interfaces, switches and routers are not available yet.

Even more challenging, because of decreasing reliability, future SoCs will require the use of fault tolerant architectures and circuits to cope with "static" fabrication defect or fluctuation and aging problems as well as with "dynamic" soft error, noise, and worst case timing problems. As power and area efficient strategies to implement fault tolerance today are available only for memory and FPGA-like blocks, these are missing for combinational and especially sequential logic blocks and this may lead to the most serious challenge in future SoC design.

Outline

- Introduction
- Design of SoC kernels
- Partitioning / mapping methodologies
- Cost Modeling of SoC kernels
- On-SoC communication issues
- Fault tolerance
- Outlook: SoCs vs SIPs







**Challenges and Opportunities  
in the Design of Future Systems-on-Chip**


Tobias G. Noll  
 Chair of Electrical Engineering and Computer Systems  
 RWTH Aachen University • Germany  
 tgn@eccs.rwth-aachen.de • www.eccs.rwth-aachen.de





Trend of Transistor Complexity K and Smallest Feature Size  $L = 2 \lambda$




Trends in VLSI-Technology: Computational Power



The driving force: „Algorithmic Complexity beats Moore's Law“




Trend of Wireless Systems and DSP Performance




Example of UMTS receiver processing requirements @384 kbps.

Digital Filtering (RRC, channelization)	~3600 MIPS
Searcher (frame, slot, delay path estimation)	~1500 MIPS
RAKE receiver	~650 MIPS
Maximum-ratio combining (MRC)	~24 MIPS
Channel estimation	~12 MIPS
AGC, AFC	~10 MIPS
Deinterleaving, rate matching	~14 MIPS
Turbo-decoding	~52 MIPS
<b>Total</b>	<b>~6860 MIPS</b>

UMTS Solution



### Challenges of Architecture and Circuit-Techniques



### Power Dissipation

- Power dissipation will limit further increase of the product of gate count complexity and clock frequency
- Today the major (dynamic) part of power is burned due to charging and discharging of (interconnect) capacitances
- A vastly increasing (static) part of power dissipation is due to leakage and tunneling currents in the devices

### Power is and will be a Primary Design Problem

DSP Arithmetic

- Preservation of locality
- Clustered supply voltage
- Optimized device sizing
- ...

$$P = \sigma \cdot f \cdot V_{dd}^2 \cdot C + \sigma \cdot f \cdot V_{dd} \cdot C_{osc} + V_{dd} \cdot I_{off}$$


$\leq 10\%$

Communication Systems with long idle times


- Clock gating
- MTCMOS
- Stacked transistors
- "Random modulation"
- ...

in the past (increases dramatically due to deep sub- $\mu\text{m}$  effects)


### Increase of Leakage Current



### Trend of One-Gate Delay Wiring Distance



### Trend of One-Gate Delay Wiring Distance



Long interconnections become extremely expensive in terms of power dissipation




### Coping with Gate Count Complexity

- '60 ... '80 Transistor Level GDSII Layout
- '80 ... '90 Register Transfer Level VHDL
- '90 ... '00 Behavioural Level VHDL
- '00 ... IP Core Level System C


⇒ IP-based, Platform-based system-on-chip design



### Heterogenous Target Architecture



### Alternatives of Implementation




### Major Challenges in SoC Design


Initial idea: Integrating all components for "complete" system functionality into a single chip with heterogeneous architecture

- Ever increasing application demand for computational power
  - ⇒ exploding gate count and clock frequency
  - ⇒ increasing power dissipation
- Decreasing time-to-market window due to shrinking product cycles
  - ⇒ increasing demand for flexibility
- Deep-sub-micron physical complexity (interconnect delay, signal integrity, ...)
- Increasing design and especially mask costs
- Need for fault tolerance (decreasing reliability, ...)
- Specification, Parametrization, Interfaces, ...

### Heterogeneous Systems-on-Chip



### Typical SoC Design Space



## Outline


- ...
- Design of SoC kernels
  - Automated, physically optimized hard core design
- ...
- ...
- ...



## Datapath Generator: Basic Ideas

DSP Algorithms are iterative in time and functionality

⇒ DSP Datapaths are commonly regular what can be exploited to reduce design effort

Split into  Heterogeneous Design Methodology

DSP Algorithms are based on only a few types of simple basic functions: addition, delay, compare, multiplexing, simple boolean bit manipulations

⇒ DSP Datapaths basic functions can be highly optimized at low design effort


DSP Algorithms inherently contain a high degree of locality or can be localized by transformations. Locality allows:

- Short interconnects i.e. small interconnect capacitances,
- minimum sized devices i.e. small device apacitances,
- short and simple critical paths i.e. small glitching activity


⇒ Preservation of locality ensures high throughput, small silicon area, and even more important low power dissipation




## Datapath Generator




## DPG-based Macro Generation



### Iterative Quantitative Optimization



### IP Design Methodology: Library of Parametrized Generic Macros



### 500 Mbits Read/Write Channel for Hard Disk Applications

1989 Hard Disk RW-Channel

Features:


- 48/51 EFRML
- 500 Mbits Maximum Transfer Rate
- Advanced 0.25  $\mu\text{m}$  CMOS Technology
- 10mm<sup>2</sup> Chip Area
- Digital Preferred Architecture
- Ready for System-on-Chip (SOC)

### Modified Bitplane Filter


taps	10
$W_{\text{sample}} / W_{\text{clock}}$	10 bit / 8 bit
technology	0.25- $\mu\text{m}$ 4-LM CMOS
silicon area	0.09 mm <sup>2</sup>
throughput rate	450 MHz @ 2.25V
power dissipation	60mW ( $\sigma_{\text{clock}} = 0.25$ )




Trend of FIR Filter Power Dissipation vs. Technology




AT - complexity of FIR Filters




VLSI Implementation of Viterbi Macro for RW-Channel




VLSI Implementation of Viterbi Macro for DVB QPSK-Decoder



Trend of Normalized Power Dissipation of Published Viterbi



AT-Complexity of published Viterbi Decoder Implementations



Technology Scaled Features

Design	0.35µm @ 3.0V	0.25µm @ 2.25V	0.18µm @ 1.6V	0.12µm @ 1.3V
Timeshared Low Power	50MHz, 70mW	70MHz, 40mW	100MHz, 20mW	150MHz, 11mW
Low Power	100MHz, 130mW	140MHz, 70mW	200MHz, 35mW	300MHz, 20mW
Timeshared High Performance	200MHz, 460mW	280MHz, 250mW	400MHz, 130mW	600MHz, 80mW
High Performance	400MHz, 820mW	550MHz, 450mW	800MHz, 230mW	1.2GHz, 150mW

[ Realized Viterbi Decoder Implementations ]

Gigabit Ethernet Echo / Next Canceller Macro

- Echo Block:
  - 120 Taps x 4 Dimensions
  - 6...10 bit Coefficients
- Next Block:
  - 3 x 40 Taps x 4 Dimensions
  - 6 bit Coefficients
- Input Data: Quinary Symbols
  - 1.654 Mib. X175
  - 0.18 µm TSMC CMOS
  - Silicon Area 4mm²
- Clock Frequency 125MHz
- P = 230mW@ 1.6V

## Similar Approach: „Direct Mapping of Standard Cells“

### A Design Environment for High Throughput, Low Power Dedicated Signal Processing Systems

W. Hsueh Davis, Ning Zhang, Kevin Garcia, Fred Chen,  
Dejan Maticovic, Nataraj Chidambaram, Robert W. Brodeur  
University of California at Berkeley  
Berkeley, California, USA


Recent studies of improved design methodologies stress ASIC designer control over physical structure (4) and early floorplanning (5). To achieve the full benefit of direct-mapping, however, control of the physical structure and early floorplanning is needed by system designers as well. To accomplish this, a new kind of design environment is needed which offers fast, automatic generation of physical information from a system-level description. This contrasts the majority of recent work, such as (3), which focuses on automatic generation of physical information from register-transfer level (RTL) descriptions.



## Today's High Performance Semi-Custom Design

### Achieving 550 MHz in an ASIC Methodology

D. G. Chisney, B. Nishida, K. Sridhar  
Department of Electrical Engineering and Computer Sciences  
University of California at Berkeley  
{chisney, dora, nishida, ksr}@eecs.berkeley.edu



“Semi-custom designs” already supplemented by device sizing, direct placement, additions to cell libraries, ...




## Today's High Performance Semi-Custom Design (cont'd)

### A 550-MSample/s 8-Tap FIR Digital Filter for Magnetic Recording Read Channels

Krzysztof G. Stankowski, Norman Holtenstam, and Fran Itakura

#### III. STANDARD CELL DESIGN

This FIR filter is an integral part of a larger read channel device and we decided to follow, as with all other digital blocks, a commercial CMOS standard cell [14] digital flow methodology. The design was modeled using a VHDL description core for system simulations (described in [13]), was synthesized from a register transfer-level RTL description subset of VHDL, and then auto-placed and auto-routed with timing-driven constraints, together with other high-speed digital back-end blocks, such as LMS coefficients adaptation block, phase and gain detectors, etc. A few standard cells were created specifically for this design and made part of the initial cell library: the 9-way multiplexer cell of Fig. 6 and its variants, and the low-power latch. The intended floor-plan forest on the auto-place tool, with some help of cell grouping regions, is shown in Fig. 7.




## Outline

- ...
- Design of SoC kernels
- ...
- Application specific instruction processor kernel design
- ...
- ...



### LISA Approach




[4. May, RWTH Aachen, Conf'04]




### LISATek Processor Design Platform

[4. May, RWTH Aachen, Conf'04]



### Exploration by Iterative Improvement

[4. May, RWTH Aachen, Conf'04]




### Outline


- ...
- Design of SoC kernels
- ...
- ...
- Potential for application domain specific embedded FPGAs
- ...




### Field-Programmable Gate Arrays




### eFPGA Optimization for Platform SoCs




### Parametrizable FPGA-design flow



### Parametrizable FPGA Design Flow




### Implementation of an ACSU: Bit parallel



- Radix-2
- 8 bit parallel
- Radix-4
- 8 bit parallel
- here: 3 comparators
- also possible: 6 comparators



### Implementation of an ACSU: Bit serial



- radix-2
- 8 bit serial
- here: LSB-first, carry-ripple

```


modul fulladder
-inputs a b cll
-output s o
names a b d s # sum
010 1
010 1
100 1
111 1
names a b d c # carry
011 1
101 1
110 1
111 1
endmodule

```


circuit description: BLIF




### Efficiency 1/ATE for a bit serial radix-2 ACSU



### Comparison for all implementations




### Comparison with APEX-based implementations




- using the same configuration, APEX-based implementations for parallel ACSU are more efficient
- optimized implementation is always at least as efficient as APEX-based implementation
- increase of efficiency by a factor of ~3 through optimization


### FPGA Logic Cell Architectures



### FPGA Logic Cell Architectures (cont'd)



### FPGA Logic Cell Architectures (cont'd)



- SuperCluster uses 4 „C-cells“ and 2 „R-cells“
- any 3-input boolean function

## Outline

- ...
- ...
- Partitioning / mapping methodologies
- ...



## Partitioning / Mapping


- HW / SW
- Digital / Analog
- ...

Today done manually and relying on designers experience

- ⇒ Has to be quantitatively optimized !
- ⇒ Need for fairly accurate parametrized cost models



## Partitioning of Systems



## Cost Functions and Scaling Rules

$$\text{cost} = A \cdot T \cdot E_{\text{per sample}}$$

Technology dependencies to be eliminated by scaling ...

Could also use ...

Energy Efficiency

Area Efficiency


$$\text{MOPS/mW} = \text{OPs/nJ}$$

$$\text{MOPS/mm}^2$$






Normalized Cost Values for a 2D-FIR Filter



Normalized cost values for different basic operations



Flexibility has a Price Tag

SW solutions on programmable processor kernels are extremely power consumptive, because of

- Time-shared use of one or few computational units
- Control overhead
- Large code and data memories

**"There is no software / hardware tradeoff!"** [Bob Brodeur, Feb. 2003]

- The difference between hardware and software is so large that there is no "tradeoff"
- It is reasons other than power, energy, performance or cost that drives a software solution (business, legacy, ...)



Good Reasons for Flexibility


- One design for a number of SoC customers (high volume)
- Customers able to provide added value and uniqueness
- Unsure of specification or can't make a decision
- Backwards compatibility with debugged software
- Risk, cost and time of implementing hardwired solutions

**"But":** - These are business, not technical reasons  
 - The cost of flexibility is orders of magnitude of inefficiency over an optimized solution

[Bob Brodeur, Feb. 2003]



### Bob Brodersen's View




### Outline


- ...
- ...
- Cost Modeling
  - FPGA blocks
  - hard cores
- ...
- ...



### Cost Evaluation Tool



### Fit Modelling of an FIR Filter on an FPGA




- Non-symmetrical coefficients
- Without multiplier pipelining
- Optimized word length in datapath



### Simple Arithmetic Power Models

FIR Biplane  $\sigma_x = 0.25, \dots, 0.02; \sigma_c \approx 0$ ; equally distributed coefficients



Fitting typical switching activity e.g with the fit parameters


$$\hat{\sigma}_{i,j} = a_B \cdot [1 - b_B \cdot \sigma^{1/\sigma_B}] \Rightarrow P_{i,j} = f \cdot w_{i,j} \cdot \sum_{j=1}^N \hat{\sigma}_{i,j} \cdot E_{crit} \quad a_B, b_B, c_B = f(\sigma_x)$$

### Non-Equally Distributed Coefficients

Chosen example: Standard distributed coefficient values,

Standard deviation  $\sigma=0.5$ , coefficient wordlength  $w_c = 12$


Non-zero coefficient bits according to a bitplane specific threshold



### Non-Equally Distributed Coefficients (cont'd)

$$\hat{\sigma}_{i,j} = \begin{cases} a_B \cdot [1 - b_B \cdot \sigma^{1/\sigma_B}] & ; j = 1 \dots j_B \\ a_C \cdot [1 - b_C \cdot \sigma^{1/\sigma_C}] & ; j = j_B + 1 \dots j_C \\ a_D \cdot \text{const} & ; j = j_C + 1 \dots N \end{cases}$$


with  $a_v, b_v, c_v (v = B, C)$  fitted as before



### FIR Filter Example: Simulation and Modeling Results

Filter examples

$w_x = 10$ $w_c = 8$	$\sigma_x$	$P_{norm}$	
		model	simulation
0.25	$\approx 0$	1.688	1.656
0.02	$\approx 0$	1.274	1.234
0.25	0.25	2.000	1.982
0.02	0.25	1.870	1.838
$w_x = 10, w_c = 8$ 10 coefficients			
$w_x = 10$ $w_c = 8$	$\sigma_x$	Error [%]	
		model	simulation
0.25	$\approx 0$	0.098	0.094
0.25	0.25	0.118	0.116




### FIR Filter Example: Simulation And Modeling Results (cont d)

Filter implementation of an industrial partner

- interleaved biplane structure
- different cell implementation

$\sigma_x = 0.25$	model	simulation	Error [%]
$\sigma_c \approx 0$	0.436	0.448	2.7
$P_{(40k/100ms)}$	0.569	0.552	3.0
$P_{(12)/10ms}$	1.005	1	0.5

- different filter implementation
- same power model
- applying proper energy conversion figures




### Outline

- ...
- ...
- Cost Modeling
- ...
- SW kernels
- ...

### Functional Level Power Analysis (FLPA) of DSP Systems

Power Estimation is divided into two steps:

- power model definition for DSP architecture
- parameter extraction for algorithm



Introduced by  
[Laurent, Univ. South Brittany, 01]

### Case study of the TI TMS320C6416 DSP

The TMS320C6416 is a last generation TI DSP featuring:


- deep pipeline (11 stages)
- VLIW instruction set
- parallelism capabilities (up to 8 instructions in parallel)
- two-level internal memory
- enhanced DMA controller

Complex architectures of modern DSPs require consideration of:

- pipeline stalls
- program and data cache misses



### FLPA for the TI TMS320 C6416 CPU



- DSP is divided into functional blocks
- Consumption rules for each block can be found by measurements ; simulations
- Algorithmic parameters determine the utilization of each block



### Power Models

Consumption rules:

$$P_{\text{FPU}} = (\alpha \cdot \alpha + b \cdot \alpha + c) \cdot d \cdot F \cdot (1 - \text{PSR})$$

$$P_{\text{MEM}} = (\alpha \cdot \alpha + b) \cdot c \cdot F \cdot (1 - \text{PSR})$$

$$P_{\text{Cache}} = (\alpha \cdot F + b) \cdot c$$

$$P_{\text{Memory}} = (\alpha \cdot \beta + b \cdot \gamma) \cdot c \cdot F \cdot (1 - \text{PSR})$$

$$P_{\text{Cache}} = (\alpha \cdot \delta + b \cdot \epsilon + c) \cdot d \cdot F \cdot (1 - \text{PSR})$$

$$P_{\text{EDMA}} = (\alpha \cdot \zeta + c) \cdot d \cdot F \cdot (1 - \text{PSR})$$

- $\alpha$ : parallelism rate
- PSR: pipeline stall rate
- $\beta$ : mem. read access rate
- $\gamma$ : mem. write access rate
- $\delta$ : L1P cache miss rate
- $\epsilon$ : L1D cache miss rate
- $\zeta$ : EDMA activity rate

Verification:

Estimation of power consumption of a first set of signal processing applications yields a maximum error of 6%




### Model vs. Measurement Results

Exemplary results of energy/sample estimation for different algorithms using FLPA




### EECS SW Power Estimation Tool

Current Consumption Fetch Unit (1000 Instructions/loop iteration)



Current Consumption Proc. Unit (1000 Instructions/loop iteration)



### Outline

- ...
- ...
- On-SoC Communication Issues
- ...

### On-SoC Communication

- Today: Memory centric ⇒ Future: Interconnect centric
- What interconnect architecture
- Point-to-point ?
  - Busses ?
  - Network on Chip ?
  - Dynamically reconfigurable ?
  - Hierarchical ?
- ⇒ Need ...
- Physical level cost models (wires, interfaces, ...)
  - Application level traffic models (protocols, ...)
- ... for quantitative optimization



### Exemplary Heterogeneous Systems on Chip

Texas Instruments OMAP3

Open Multimedia Applications Platform

- Shared Memory (Read/Write communication)
- Synchronization applying proprietary mailbox mechanism
- Simulation of on chip communication not documented


Texas Instruments TMS320C6416

- SRAM: applied as L2-Cache and / or RAM
- communication with coprocessors via SRAM / EDMA (Read/Write communication) synchronized by interrupts


EDMA = Enhanced Direct Memory Access




### Example for a Joint Resource Access of two Units




### Measured values



Petri Net Model of Operators on C6416



Results (FFT-Operator with parallel Copy Operator)



Outline

- ...
- ...
- Fault tolerance
- ...



Fault Tolerant Building Blocks

- ⇒ Need for Fault Tolerance against
- Permanent Faults as
    - Fabrication Faults (opens, shorts, stuck-at, ...)
    - Aging Faults (device degradation, electromigration, ...)
    - Insufficient Test Capabilities
  - Transient Faults as
    - Noise (worst case coupling, EMC, timing glitches, ...)
    - Alpha Particles
    - ...
- ⇒ Add Redundancy
- Issues:
- Overhead ?
  - Fault Distribution ?






### Increased Noise due to

- Increased mutual coupling
  - capacitive
  - inductive
- Increased voltage drop
  - resistive  $\Delta V = R \cdot I$
  - inductive  $\Delta V = L \cdot \frac{di}{dt}$   $\Delta$
- Increased slew rates (due to higher clock frequency)
- Increased noise propagation (due to high-speed circuit techniques)
- Soft errors ( $\alpha$ -hits)


$\Rightarrow$  Noise budget doesn't scale




### $V_{th}$ Fluctuation due to Discrete Depend Effects




### Majority voting protection



### Hamming Code Protection



### Product Code Protection



[J. Huisken, PHILIPS Natlab]




### Results On A Larger Design

Area $\mu\text{m}^2$	orig.	Maj. v.	Ham.	product
design	88605	88605	88605	88605
encoder	177210	43911	43911	82512
decoder		862	3510	1800
corrector		implied	756	756
factor	1.0	3.01	1.54	1.96
unprot.	100%	1.0%	4.5%	1.4%


[J. Huisken, PHILIPS Natlab]



### Redundant RNS based Error Detection



### Redundant RNS based Error Correction



=> What is the overhead in comparison to straight-forward N-way majority voting ?



### Fault Tolerance: State-of-the-Art

Efficient fault tolerance schemes available for

- Memories ✓
- FPGAs ✓
- Processor ALUs (✓: error detection and re-issuing)
- Combinational logic ?
- Sequential logic ???

If we are not able to provide **EFFICIENT** fault tolerance decreased reliability may become the show stopper for Moore's Law !



### Outline

- ...
- ...
- Outlook: SoCs vs SiPs



### Systems-on-Chip vs. Systems-in-Package

The progress in interconnect and packaging technology allows SIP solutions with reduced chip-to-chip overhead

- Avoids technology trade-offs for individual components (logic, mems, analog/RF, ...)
- Eases electrical compatibility dramatically (noise, ...)
- Reduces fabrication costs (dedicated technologies, testing, ...)


Associated cost savings can overcompensate increased packaging costs

⇒ Need for quantitative optimization



### Design for Forward Integration Including Memories

- Intelligence meets package (Chip/Package/Board) SiP vs. SoC



Source: Dr. Pesold, 2002, IFX



