

Study in Structure and Fabrication Process of 3-Dimensional CMOS Transistor

K. Okuyama, K. Kobayashi, S. Matsumura, and H. Sunami

Research Center for Nanodevice and Systems, Hiroshima University


Phone: +81-824-24-6265, Fax: +81-824-22-7185,

E-mail: okuyama@sxsys.hiroshima-u.ac.jp

1 Introduction


It is becoming difficult to control the short channel effect in conventional bulk devices up to date.

➔ To overcome this problem, three-dimensional (3-D) device structures, such as Fin-FET, have been proposed.



The aim of this study is to establish fabrication processes of these 3-D CMOS for the next generation.

During the course of the study a multi-gate 3-D NMOS transistor, **beam channel transistor (BCT)** was successfully fabricated.



Beam Channel Transistor

Beam channel transistor :


Higher aspect ratio rather than any other 3-D devices



Higher drive current per planer area

2 Process sequence of BCT


To realize the BCT, fabrication processes for high-aspect ratio Si-beam and gate electrode are key techniques.



A gate sidewall formation by anisotropic dry etching is difficult for 3-D devices.



➔ A sidewall formation utilized the impurity enhanced oxidation (IEO) has been proposed.

3 Formation of a gate sidewall spacer by impurity enhanced oxidation (IEO)



The ratio of oxidation exceeds almost 10 at 700 .

Utilizing this property, a gate sidewall spacer on the gate electrode surrounding on high aspect ratio beams was successfully formed.



Cross-sectional SEM photograph for obtained gate structure

4 Source / drain formation processes

4.1 Source / drain doping


Source and drain (S/D) of the BCT are formed on sidewalls of Si-beams.



It is rather difficult to carry out uniform doping on steep and dense beams.


Ion implantation with inclination and/or plasma doping are applied to the BCT.

Ion implantation



• Adjustment of inclination angle is needed.

Plasma doping




• Relatively isotropic doping is realized.

4.2 Silicidation of source and drain


The effect of parasitic resistance of source and drain

) Dependence of drain current on beam width in on-state



The drain on-current decreases rapidly at less than beam width 100 nm.

) Dependence of drain current on gate to contact spacing




The gate to contact spacing strongly affects drain current at narrow beam width W_b .

Resistance of Si-beams increase rapidly when its width become smaller than 300 nm.



Parasitic series resistance of source and drain causes decrease in drain current.

Resistance of phosphorous doped Si-beams



It is inevitable to reduce the parasitic resistance of the source and drain in the BCT fabrication.

A silicidation process of source and drain that utilizes gate sidewall by IEO.

5 Conclusion

Fabrication processes of BCT are presented. The main goal of this study is to establish compromising of fabrication for 3-D CMOS devices.

- Gate sidewall formation on the gate electrode surrounding on high aspect beams was successfully formed by IEO.
- Parasitic series resistance of source and drain strongly affects the drain current. → Reduction of the parasitic resistance is needed for The BCT fabrication.



• A silicidation process of source and drain is planned to be utilized gate sidewall formed by IEO.