















Acknowlegements

The authors would like to thank T. Furukawa, A. Takase, A. Katakami, K. Kobayashi, S. Matsumura, and K. Yoshikawa for their device fabrication and assistances. They also wish to thank all of colleagues in Research Center for Nanodevices and Department of Semiconductor Integration Science, Hiroshima University.

This work has been supported in main part by a Grant-in-Aid for the 21st Century COE program "nanoelectronics for Tera-bit Information Processing" from the Ministry of Education, Science, Sports and Culture of Japan.

39



Potential applications are for discrete power transistor, wireless receiver/transmitter IC integrating RF power transistor, and power-consumption control transistor for ultra-low power LSI's.

These techniques developed in this study are expected to be applied to future scaling of three-dimensional MOS transistors.

38