



Formation Techniques for Three-Dimensional MOS Beam-Channel Transistor

Hideo Sunami and Kiyoshi Okuyama

Research Center for Nanodevices and Systems
Hiroshima University

URL: <http://www.rcis.hiroshima-u.ac.jp/rcns/>



Contents

Introduction

Subject A: Delineation of tall Si beam

Subject B: Delineation of gate electrode
overlying tall Si beam

Subject C: Impurity doping to tall Si beam

Subject D: Source/drain contact to tall Si beam

Summary



Contents

Introduction

Subject A: Delineation of tall Si beam

Subject B: Delineation of gate electrode
overlying tall Si beam


Subject C: Impurity doping to tall Si beam

Subject D: Source/drain contact to tall Si beam

Summary



Beam-Channel Transistor




FINFET

BCT (beam-channel transistor)




Figure of merit for 3-D transistor structure



Some 3-D transistor ideas in good old days

Patents applied by the author



(a)

Sidewall channel
MOS transistor

Applied in 1975
JP#1344386

(b)

Tri-gate MOS
transistor

Applied in 1983
disclaimed

(c)

Beam sidewall
Channel MOS
transistor

Applied in 1983
USP#4937641

(d)

Vertical channel
CMOS transistor

Applied in 1983
USP#4670768



Contents

Introduction

Subject A: Delineation of tall Si beam

Subject B: Delineation of gate electrode overlaying tall Si beam

Subject C: Impurity doping to tall Si beam

Subject D: Source/drain contact to tall Si beam


Summary

7



Anisotropic etching solution

TMAH (tetra methyl ammonium hydroxide) for (110) surface




8




Corrugated-Channel Transistor, CCT

A kind of BCT having multiple Si beams



31 Si beams on (110) Si substrate etched by TMAH




CCT structure

9



I_d - V_d characteristics of BCT




10-nm T_{ox} , 0.8- μ m L_{eff} , 40-nm W_b , and 1.0- μ m H_b

10



Quadrupled drivability of CCT



11



Contents

Introduction

Subject A: Delineation of tall Si beam

Subject B: Delineation of gate electrode overlaying tall Si beam


Subject C: Impurity doping to tall Si beam

Subject D: Source/drain contact to tall Si beam

Summary

12


Sidewall residue caused by directional etching



13

Selective oxide coating of silicon gate


Polysilicon gate is covered with its own oxide utilizing impurity-enhanced wet oxidation at lower than 800°C



14

Impurity-enhanced oxidation, IEO


Relatively low-temperature wet oxidation rate is strongly enhanced with higher concentration of impurity such as P or As.



H. Sunami, "Thermal Oxidation of Phosphorus Doped Polycrystalline Silicon in Wet Oxygen," J. Electrochem. Soc., Vol. 125, No. 6, pp. 892-897, 1978.


15

Beam-channel transistor on SOI



16

I_d-V_d characteristics of BCT



17

Contents

- Introduction
- Subject A: Delineation of tall Si beam
- Subject B: Delineation of gate electrode overlaying tall Si beam
- Subject C: Impurity doping to tall Si beam
- Subject D: Source/drain contact to tall Si beam
- Summary

18



Uniform impurity doping

Estimated applicability to 3-D doping


Doping method	Merits	Demerits
Gaseous doping	<ul style="list-style-type: none"> High dosage Uniform doping 	<ul style="list-style-type: none"> Poor controllability for low-dosage
Ion implantation	<ul style="list-style-type: none"> Excellent controllability for dosage 	<ul style="list-style-type: none"> Complexity of oblique and multi-time implantation
Plasma doping	<ul style="list-style-type: none"> Fair controllability for low-dosage Uniform doping 	<ul style="list-style-type: none"> Fair controllability for low-dosage

Challenge : S/D to be formed with $POCl_3$ gaseous doping and extension to be formed with plasma doping

19



Plasma doping apparatus used




20



Arsenic doping profiles

SIMS profiles of plasma doping and ion implantation




Plasma doping: effective dose ~ 1 %

21



Completed device cross section




Note that the top edges are rounded.

22



A crude classification of device failures




(a) BCT

(b) Planar

23



Degraded device performance



(a) BCT with GD




(b) BCT with PD

24



An adverse effect of plasma doping : sputtering

Plasma doping bias = -1000V



25



Contents

Introduction

Subject A: Delineation of tall Si beam

Subject B: Delineation of gate electrode overlaying tall Si beam

Subject C: Impurity doping to tall Si beam


Subject D: Source/drain contact to tall Si beam

Summary

26




Importance of wrapped contact



27




Advantage of wrapped contact (simulated results)



28




Deformation of Ni-silicided Si beams



29



Application of silicided source/drain




After unreacted Ni metal film is removed by $\text{H}_2\text{O}_2\text{-H}_2\text{SO}_4$ mixed solution

30




Verification of Ni-Si whisker formation



31



Ni-Si whisker creeping into Ni grain boundaries



(a) Plan view of front end of Ni-silicide crept up on SiO₂ film

(b) Enlarged bird's eye view of Ni-silicide whisker


After unreacted Ni metal film is removed by H₂O₂-H₂SO₄ mixed solution

32




Application of silicided source/drain

Ni-silicide formation on Si beam



Beam height/width = 550 nm/180 nm

Material	Resistivity (Ω-cm)
n ⁺ -Si beam	4.2 × 10 ⁻⁴
Ni silicided beam	2.5 × 10 ⁻⁵



33



Contents

Introduction

Subject A: Delineation of tall Si beam

Subject B: Delineation of gate electrode overlaying tall Si beam

Subject C: Impurity doping to tall Si beam

Subject D: Source/drain contact to tall Si beam


Summary

34



One of candidates of BCT application

Power consumption control with simultaneous speed control




35



Challenges to future scaling


Self-aligned triple gate FIN FET



36



I_d - V_g under different gate combination mode



37



Summary

Throughout the course of our research, indispensable techniques to realize tall beam-channel transistor have been developed. They are *delineation of silicon beam, delineation of gate electrode, impurity doping, and source/drain contact, all to tall silicon beam.*

Potential applications are for *discrete power transistor, wireless receiver/transmitter IC integrating RF power transistor, and power-consumption control transistor for ultra-low power LSI's.*

These techniques developed in this study are expected to be applied to future scaling of three-dimensional MOS transistors.

38



Acknowledgements

The authors would like to thank T. Furukawa, A. Takase, A. Katakami, K. Kobayashi, S. Matsumura, and K. Yoshikawa for their device fabrication and assistances. They also wish to thank all of colleagues in Research Center for Nanodevices and Department of Semiconductor Integration Science, Hiroshima University.

This work has been supported in main part by a Grant-in-Aid for the 21st Century COE program "nanoelectronics for Tera-bit Information Processing" from the Ministry of Education, Science, Sports and Culture of Japan.

39