

Functional-Memory Architectures for Information Processing Systems


H. J. Mattausch, T. Koide, M. A. Abedin, K. Johguchi


Hiroshima University Research Center for Nanodevices and Systems Graduate School of Advanced Sciences of Matter


Outline 1. Information-Processing Problems from the Memory Point of View 1.1. Access Bandwidth of the Memory 1.2. Separation between Memory and Processing Unit 2. Improved Memory Access Bandwidth by a larger Number of Access Ports 2.1. Efficient Multi-Port Memory Architectures 2.2. Design Examples for Different Applications 3. Unification of Processing Unit and Memory for Pattern Matching









































- 1. Information-Processing Problems from the Memory Point of View
- 1.1. Access Bandwidth of the Memory
- 1.2. Separation between Memory and Processing Unit
- 2. Improved Memory Access Bandwidth by a larger Number of Access Ports
- 2.1. Efficient Multi-Port Memory Architectures
- 2.2. Design Examples for Different Applications
- 3. Unification of Processing Unit and Memory for Pattern Matching













	Multi-bank Register File (HMA)	Conventional Multi-port-cell Register File	Multi-bank Register File (HMA), estimated	Conventiona Multi-port-cel Register File ISSCC2002
Technology	200nm L _{gate} 5 metal CMOS	200nm L _{gate} 5 metal CMOS	110nm L _{gate} 5 metal CMOS	110nm L _{gate} 4 metal CMOS
Supply voltage	1.8 V	1.8 V	1.2 V	1.2 V
Access ports	12 (8r, 4w)	12 (8r, 4w)	16 (10r, 6w)	16 (10r, 6w)
Registers	128	128	34	34
Word length	32 bit	32 bit	64 bit	64 bit
Core area	0.39 mm ²	1.43 mm ²	0.21 mm ²	0.5 mm ²
Max operation frequency	640 MHz (simulated) 417 MHz (measured)	330 MHz (simulated)	1140 MHz (from sim.) 746 MHz (from meas.)	545 MHz (measured)
Power dissipation	210 mW @500 MHz (simulated)	105 mW @330MHz (simulated)	106 mW @500 MHz	220 mW @500 MHz


th International Workshop, 21 Centuary COE Program on Nanoelectronics for Terabit Information Processing, January 2007



















Memory-Field Construction for Hamming Distance















64 Pattern Euclidean Distance Search Example

Search data (5-bit × 16)	
Memory Field 64 rows, 16 5-bit binaries WLA + WTA Row decoder Output selector	
2.56 mm Column Decoder + Read/Write	

Distance Measure	Euclidean-Distance	
Reference Patterns	64 Patterns (16 binaries each 5-bit long)	
Design Area	5.12 mm ² (2.56mm x 2mm)	
Nearest Match Unit Area	0.53mm ² = 11.1% of design area	
Nearest Match Times (simulation)	< 157 nsec	
Power Dissipation (simulation)	< 195 mW	
Chip size	4.9 mm × 4.9 mm	
Chip pin	144	
No. of Transistors	1,86,648	
Technology	0.35 µm, 2-poly, 3-metal CMOS	
Supply Voltage	3.3V	



Conclusion				
 Data transmission between memory and processing unit limits the performance improvements of integrated systems. 				
 Two methods for mitigating this problem have been proposed: Bank-based Multi-porting of the memory Unification of memory and processing unit 				
 Applications of these two methods lead to key technologies for terabit information processing, enabling in particular: Tera-bit-per-second (Tbps) memory-access bandwidth Tera-operation-per-second (TOPS) processing power for the pattern-matching function 				