

Functional-Memory-Based Systems Enabling Recognition and Learning

Tetsushi Koide, Hans Juergen Mattausch,
Ali Ahmadi, M. Anwarul Abedin,
Takashi Morimoto, Kosuke Yamaoka

Research Center for Nanodevices and Systems (RCNS)
Graduate School of Advanced Sciences of Matter
Hiroshima University

<http://www.rcns.hiroshima-u.ac.jp/>

Functional Memory Based Intelligent Information System

◆ The effective implementation of pattern recognition and learning, which are basic functions for building artificial systems with capabilities similar to the human brain, is of great technical and practical importance.


◆ We are developing a *flexible memory-based architecture* for this purpose, which can be expected to allow intelligent processing (object-feature extraction / recognition, learning, judgment)

◆ To realize the intelligent information processing, a very high system performance, which does not suffer from the memory bottleneck, can be required.



The unification of processing and memory part is a promising development direction, which can combine high performance of an integrated system with high integration density and low power consumption.

Structure of Functional Memory-Based Systems with Recognition and Learning Capability



1. Extract the object of interest from the input data. For an image as input data, this stage requires an image segmentation function and a procedure for selecting the segment (or object) of interest.
2. Prepares the data of the selected object for a comparison with the knowledge base of the system by extracting the objects characteristic features.
3. Knowledge base of the system which includes a search function for finding the best match to an input pattern from the 2nd stage.
4. The learning stage includes a feedback to the 3rd stage, the knowledge base, and possibly also to the 2nd stage for the characteristic-feature extraction.

Outline

1. Real-time multi-object tracking with image segmentation and pattern matching
 - A) Image segmentation algorithm/architectures (cell network & image scan)
 - B) Multi-object tracking algorithm/architecture
 - C) FPGA prototype system and experimental results
2. Associative memory based system with recognition and learning capability
 - A) Recognition and learning algorithm/architecture
 - B) Character recognition and learning based on associative memory
3. Conclusions

Real-Time Moving/Still Object Tracking

Objective:


Development of a functional memory-based architecture of moving/still object detection/estimation for pre-processing of recognition systems

Application examples:

- (1) Preprocessing of object recognition, detection of a suspicious person with a surveillance camera, etc
- (2) Analysis of a motion of each part of a moving object, an understanding of operation of people, etc.
- (3) Road/traffic environment image recognition seen from the driver's seat of a car, environment recognition by the autonomous robot, etc.
- (4) High efficient data compression by separate coding of moving object from a background, etc.



Multi-Object Tracking by Segmentation and Matching



Properties of the proposed Algorithm

- Image segmentation algorithm can extract both still and moving objects.
- Rigid, *non-rigid* and occluding objects can be tracked.
- Due to the matching process **multiple objects** can be tracked simultaneously.
- Moving and still objects can be tracked even if the camera is moving.

Image Segmentation Algorithm (Region Growing Approach)





Image Segmentation Cell Network


Segmentation cell: State registers, Adders, Comparators (Calculate whether to excite based on connection weights)

Connection weight registers: 4 registers with 3 bit storage capacity (Transmit connection weight to segmentation cells)




Unification of processing and memory part enables:

- Higher performance due to parallel network operation
- Small area due to sharing of weight registers
- Small interconnect length due to interleaved placement



41 × 33 Pixel Cell Network Test Chip



Technology	0.35μm 2-Poly 3-Metal CMOS
Measured Clock Frequency	10MHz
Measured Power Dissipation (3.3V, segmentation)	45.8mW@10MHz (average) 94.0mW@10MHz (worst)
Segmentation Time	34μsec@10MHz (worst)
Pixel Integration Density	26.5pixel/mm ²
Peak Data-Access Bandwidth	338Gbps@10MHz

Image Segmentation Results for Region-Growing by using connection weight among pixels (1)




Image Segmentation Results for Region-Growing by using connection weight among pixels (2)











Image Scan Picture Segmentation Architecture (Concept)




Special properties of the image scan architecture

- Input picture is divided into several blocks; parallel processing of the smaller block-pixel number, but block sequential.
- High access bandwidth embedded memories for reading and writing of the processed pixel data are utilized.
- Efficient mapping of the necessary data for block processing on the memory.


Processing block size can be optimized for each application considering the trade-off between speed and area.




Pipeline Processing of Image Segmentation and Object Matching




FPGA Prototype System for Object Tracking




Tracking Results for Testing Videos (1)




Tracking Results for Testing Videos (2)



Tracking Results for Testing Videos (3)



Associative Memory based System with Learning Capability




Associative-memory-based Short / Long Term Storage

Short term storage

New information is temporarily memorized.

Long term storage

Reference pattern can be memorized for a longer time without receiving the influence of the constantly changing input patterns.




■ The upper (yellow region) and lower (blue region) ranks model the long- and short-term storage, respectively.

■ Expressing the memorization strength of the associative memory's reference data with a rank.

25

Recognition and Learning Algorithm




Rank	
1	Ref 1
2	Ref 2
⋮	⋮
N _L	Ref N _L
Long term storage	
N _L +1	Ref N _L +1
N _L +2	Ref N _L +2
⋮	⋮
N _L +N _s	Ref N _L +N _s
Short term storage	

*Ref : Reference pattern


26

Input Pattern = Winner (in Long Term Storage)




27

Input Pattern = Winner (in Short Term Storage)



28

Input Pattern ≠ Winner (Learning New Pattern)



29

Chip Architecture and VLSI Implementation of Reference-Pattern Learning and Optimization Algorithm





Photo of the test chip for associative memory with high-speed matching, learning and optimization of reference patterns. (0.35um 3-metal CMOS)

Distance Measure	Manhattan Distance (5bit x 16)
Reference Patterns	64
Short Term Storage N _s	24 (Programmable)
Long Term Storage N _L	40 (Programmable)
Jump in Long Term J _L	10 (Programmable)
Jump in Short Term J _s	5 (Programmable)
Nearest-Match Range	0 to 495
Technology	0.35 μm, 2-poly 3-metal, CMOS
Design Area	11.04mm ²
Associative Memory	6.4mm ²
Automatic Learning Circuit	4.34mm ²
Automatic Learning Algorithm Processing Time	< 290nsec (search time 250nsec; 166MHz)
Automatic Learning Circuit Max Operation Frequency	166MHz (gate level simulation)

30

Handwritten & Printed Character Recognition with Learning Capabilities based on Associative Memory



- ◆ To enhance the pattern matching speed, the classification process is designed on the basis of using the fully parallel associative memory.
- ◆ The two types of distance measures (Hamming and Euclidian distances) are used for pattern matching.
- ◆ The application oriented feature extraction is used (extracting moment features from the character shape).

31

Six Moment Features of Character Shape

For each segmented character following moment-based features are selected so that they have the minimum dependency on size and variation of data.

- **Total mass** (number of pixels in a binarized character)
- **Centroid** (determined by an averaging on horizontal and vertical projection of character)
- **Elliptical parameters**
 - **Eccentricity** (ratio of major to minor axis)
 - **Orientation** (angle of major axis)
- **Skewness**

In principle skewness is defined as the third standardized moment of a distribution as

$$\gamma = \mu_3 / \sigma^3$$

but to simplify the calculations we take a simpler measure of Karl Pearson defined as


$\gamma = 3(\text{mean} - \text{median}) / \text{standard deviation}$ and calculate **horizontal and vertical skewness**, separately.



32

Fully Parallel Associative Memory in Two-Stage Pattern Matching in Different Distance Measures


(1) Hamming distance for image vector



(2) Euclidean distance for feature vector

33

Experimental Results: Classification and Learning




- The system performance was evaluated by using real data samples.
- A number of 35 datasets (832 samples) of English characters written by four different writers were used for the experiments.

Classification results for two test datasets after a period of learning.

Writer	Test Set 1 (26 samples)		Test Set 2 (26 samples)	
	Mis classify	New Ref. added	Mis classify	New Ref. added
1	0	0	2	5
2	1	0	1	6
3	1	1	3	7
4	1	0	2	4
Total (%)	2.8	0.9	7.4	20.4

Changes in the misclassification rate during the learning process.



- ◆ The number of patterns added as new references as well as the misclassification rate is high in the beginning of the process.
- ◆ When the learning goes on and system adjusts continuously the reference pattern memory and distance thresholds, the misclassification rate reduces dramatically.

34


Conclusions

- ◆ Memory/processing-unified sub-systems for example segmentation, pattern matching, feature extraction and pattern generation as well as recognition and learning.
- ◆ Real-time multi-object tracking architecture based on image segmentation and object matching and a prototype system for FPGA/ASIC implementation.
- ◆ Learning model based on a short/long-term memory and an optimization algorithm for constantly adjusting the reference patterns and the simulation results showed an acceptable performance of classification and learning.

- ◆ The unification approach can lead to high performance, high density solutions and is demonstrated in the picture segmentation and associative-memory applications.
- ◆ The efficient pattern-matching performance with an associative memory leads to elegant solutions for the realization of intelligent functions like object tracking, recognition and learning in integrated systems.


35

Architecture Realization by 3D Custom Stack System Platform



- Large capacity bank-type associative memory
- Winner detection and recognition decision chip
- Automatic reference pattern learning and optimization chip
- Pipeline processing over multiple chips

Associative memory with learning and recognition capability



36