

# Development of Reliable High-k Gate Dielectrics for Scaled MOSFETs

Anri Nakajima

Research Center for Nanodevices and Systems,  
Hiroshima University, Japan

This work was done in cooperation with Prof. S. Yokoyama, Dr. S. Zhu, Dr. Q.D.M. Khosru, Y. Yokoyama, H.Ishii, T. Kasai, T. Kidera, T. Yoshimoto, T. Ohashi, and Dr. H.Miyake.

## Outline

- Introduction
- Reliability study
  - Static bias temperature instability in plasma nitrided SiON gate dielectrics
  - Bias temperature instability under high-frequency bipolar gate bias stressing in plasma nitrided SiON gate dielectrics
- Practical application of ALD Si nitride
- Development of ALD high-k gate dielectrics
- Summary

## Introduction

For realization of 3 dimensional-custom stack system, we need high-performance transistors.

To fabricate such transistors, one of the key issues is development of high reliable gate dielectrics.

For the development, the following subjects were studied in our group:

- Reliability study
- Practical application of ALD Si nitride
- Development of ALD high-k gate dielectrics

## Outline

- Introduction
- Reliability study
  - Static bias temperature instability in plasma nitrided SiON gate dielectrics
  - Bias temperature instability under high-frequency bipolar gate bias stressing in plasma nitrided SiON gate dielectrics
- Practical application of ALD Si nitride
- Development of ALD high-k gate dielectrics
- Summary

## background

### Remaining problems

- Detail mechanism of negative BTI (NBTI) has still not fully been understood for SiON gate dielectrics.
- For plasma-nitrided gate dielectrics, quantitative impact of nitrogen concentration on NBTI has not been reported yet.

### To examine the above,


- Separate evaluation of the effect of  $\Delta N_{it}$  and  $\Delta N_{ot}$  to NBTI is extremely important.

## Experimental details -1:

### Measurement:

For the separation, modified DCIV measurements were used.

- Interface trap generation  $\Delta N_{it}$  is calculated from the DCIV peak height.
- Fixed oxide charge buildup  $\Delta N_{ot}$  is obtained from the shift of DCIV peak.



## Experimental details -2:

### Devices:

pMOSFETs with p<sup>+</sup> poly-Si gate, plasma-nitrided SiON gate dielectric.

W/L=10 μm/2 μm.


T<sub>ox</sub>=2.0nm, N%= 9, 12, 15%,

EOT= 2.22, 2.17, 2.12 nm


### Stress:

negative V<sub>g</sub>, at 125°C

other electrodes grounded



## Results and discussion: Time evolutions of $\Delta V_{th}$ , $\Delta N_{it}$ and $\Delta V_{peak}$



$\Delta V_{th}$  has a power-law dependence on stress time as shown by these linearly fitting curves.


Corresponding  $\Delta N_{it}$  follows the power-law dependence only at the earlier stress time. With increasing stress time, the slope continues decreasing due to the finite Si-H number.

Corresponding  $\Delta N_{ot}$  is much smaller than that predicted by the power-law dependence at earlier stress time. With increasing stress time,  $\Delta N_{ot}$  follows the power-law dependence.

In the early stage of stress, main contribution to  $\Delta V_{th}$  is  $\Delta N_{it}$ . With increasing stress time, the relative contribution of  $\Delta N_{ot}$  increases.

## Results and discussion:

### Nitrogen concentration dependence on lifetime



Contrary to our expectation, the lifetime found to be almost independent of N%.

Since the nitrogen-induced NBTI is mainly induced by interface nitrogen, the absence of nitrogen dependence is due to the fact that peak nitrogen concentration is around the upper half of the dielectrics.

Therefore, the nitrogen concentration in the plasma-nitrided SiON layer can be further increased without sacrificing the NBTI lifetime, which leads to a superior suppression ability of boron penetration.

## Conclusions:


- $\Delta N_{it}$  and  $\Delta N_{ot}$  can be monitored by the modified DCIV method separately for ultrathin MOSFETs.
- During the NBT stress,  $\Delta N_{ot}$  is not linearly related to  $\Delta N_{it}$ .
- Plasma nitridation was found to be a superior method to fabricate the SiON gate dielectric in the viewpoint of NBTI reliability and suppression of boron penetration.

## Outline


- Introduction
- Reliability study
  - Static bias temperature instability in plasma nitrided SiON gate dielectrics
  - Bias temperature instability under high-frequency bipolar gate bias stressing in plasma nitrided SiON gate dielectrics
- Practical application of ALD Si nitride
- Development of ALD high-k gate dielectrics
- Summary

## Introduction-1:

- For pMOSFET under **static** NBT stress, it has been known that devices were degraded at the V<sub>g</sub> = -V<sub>a</sub> stage, and was partially recovered at the V<sub>g</sub> = 0 or V<sub>g</sub> = +V<sub>a</sub> stage.
- This implies that the dynamic NBT stress may have the similar degradation with the unipolar NBT stress regardless of stress frequency.



## Introduction-2:



- Indeed, under unipolar BT stress, the degradation is almost independent of frequency.
- However, under bipolar BT stress, the degradation is **enhanced** at  $f > 10$  kHz, and is dependent of frequency.


## Experimental details:

### Devices:


pMOSFETs with p<sup>+</sup> poly-Si gate and plasma-nitrided SiON gate dielectrics. T<sub>ox</sub>=2.0nm, N% = 15%, EOT = 2.12 nm

### Stress:


To reveal the degradation enhancement mechanism more clearly, stress pulse wave dependence on the degradation was studied in bipolar BT stress.




## Experimental results:



- The enhancement almost keeps the same.




- The enhancement decreases with t<sub>F</sub> increasing.



This clearly suggests that ΔN<sub>t</sub> enhancement under bipolar BT is mainly due to the rapid voltage transition from positive to negative.


## Model and discussion-1:



Stage B is the transient state. Since the emission rate of trapped electrons from the interface is finite, if the gate voltage shifts from positive to negative so quickly that the emission of the trapped electrons cannot follow the voltage.


## Model and discussion-2:

NBTI degradation:



The **transient trapped electrons** in the interface states:

- Additional build-in electrical field.
- In the Si channel side, the direction of this field is the same as that provided by the following negative gate bias.



The reaction is enhanced.

## Conclusions:

- For pMOSFET under dynamic BT stress, besides the degradation at the V<sub>g</sub> = -V<sub>a</sub> stage and recovery at the V<sub>g</sub> = +V<sub>a</sub> stage, an **additional** degradation occurs at the falling edge of each cycle.
- The additional degradation is proposed to arise from **the trapped electrons** in the transient states upon V<sub>g</sub> switching from +V<sub>a</sub> to -V<sub>a</sub> quickly.
- For reliability improvement in high frequency (such as VHF) CMOS logic operation, this waveform effect may need to be taken into account.

## Outline

- Introduction
- Reliability study
  - Static bias temperature instability in plasma nitrided SiON gate dielectrics
  - Bias temperature instability under high-frequency bipolar gate bias stressing in plasma nitrided SiON gate dielectrics
- **Practical application of ALD Si nitride**
- Development of ALD high-k gate dielectrics
- Summary

## Application of ALD Si nitride/SiO<sub>2</sub> gate dielectrics to future DRAMs

- Plasma-nitrided SiO<sub>2</sub> has been proposed as the gate dielectrics for next-generation DRAMs.

### Problems

1. With scaling T<sub>ox</sub>, the low nitrogen concentration
  - ↓ Heavy thermal budget peculiar to DRAM fabrication process
  - Insufficient suppression of boron penetration
2. High nitrogen concentration → Degrade NBTI

New gate dielectrics for future DRAMs are desired.


## Purpose

- We have developed ALD Si nitride/SiO<sub>2</sub> stack gate dielectrics.
- Merits
  - **High suppression ability of boron penetration**
  - **Excellent reliability characteristics** such as soft breakdown free phenomena




We applied the stack gate dielectrics to future DRAMs.

## Suppression of boron penetration after high thermal budget




Since there is **smallest V<sub>th</sub> shift** for ALD stack gate dielectrics, the stack dielectrics have a special advantage over plasma-nitrided gate SiO<sub>2</sub> and pure gate oxide as regards the suppression of boron penetration.

## NBTI characteristics



- ALD stack gate dielectrics exhibit only slightly worse NBTI characteristics than pure oxide.
- Better NBTI characteristics were achieved than those of plasma-nitrided gate SiO<sub>2</sub>.

## Memory-cell characteristics



- ALD stack gate dielectrics show identical junction leakage current to that of pure gate oxide and better characteristics than the plasma-nitrided gate SiO<sub>2</sub>.
- MCs having transistors with ALD stack dielectrics show identical T<sub>ref</sub> distribution to those having transistors with pure gate oxide.

## Conclusions:

- ALD stack dielectrics are a promising candidate for gate dielectrics of future high-speed and high-reliability DRAMs.

## Outline


- Introduction
- Reliability study
  - Static bias temperature instability in plasma nitrided SiON gate dielectrics
  - Bias temperature instability under high-frequency bipolar gate bias stressing in plasma nitrided SiON gate dielectrics
- Practical application of ALD Si nitride
- **Development of ALD high-k gate dielectrics**
- Summary

## background

- $\text{HfO}_2$  is one of the most promising candidates for future gate dielectrics owing to its high dielectric constant and high thermal stability in contact with Si.
- To date, for ALD of  $\text{HfO}_2$ , the most frequently used precursor combination is  $\text{HfCl}_2$  and  $\text{H}_2\text{O}$ .
- There exist problems.
  - Particle adhesion due to solid source
  - Cl contamination

In this study,  $\text{Hf}[(\text{C}_2\text{H}_5)_2]_4$ , tetrakis diethyl amino hafnium (TDEAH) and  $\text{H}_2\text{O}$  was used as source gases for ALD.

## Dependence of $\text{HfO}_2$ thickness on number of deposition cycle on Si or $\text{SiO}_2$




The thickness varies almost linearly with cycle number.

From the slope, the deposition rate was estimated to be 0.06- 0.1 nm


The film growth follows a layer-by-layer growth kinetics.

## High-resolution RBS profile



The ratio of Hf and O is 1:2, indicating that almost stoichiometric  $\text{HfO}_2$  was obtained.

## C-V characteristics




No hysteresis was observed for both  $\text{HfO}_2$  on Si and on chemical  $\text{SiO}_2$ .

The  $\kappa$ -value of the ALD  $\text{HfO}_2$  was estimated to be 12-14.

Fixed charge density of  $3.6 \times 10^{12} \text{ cm}^{-2}$  on Si and  $-5.7 \times 10^{11} \text{ cm}^{-2}$  on chemical oxide.

## $I_d$ - $V_g$ characteristics of MOSFET



NMOSFET with Al gate was fabricated using a simple one-mask process.

Good subthreshold slope of about 77 mV/dec was obtained.

## *Conclusions:*

- ALD using TDEAH and H<sub>2</sub>O is promising for high reliable high-k gate dielectrics.

## Summary

- In reliability study, we established new evaluation method and got new information.
- We showed the applicability of ALD Si nitride/SiO<sub>2</sub> stack gate dielectrics to future DRAMs.
- We established ALD of high-k gate dielectrics.

From the viewpoints, we developed and improved gate dielectrics for high-performance transistor.