

# CONTENTS

## **MONDAY, JANUARY 29**

### **OPENING SESSION 9:00 –12:00** *International Conference Room / 1F*

- 9:00 **Welcome Remarks**
- 9:10 **Opening Address**  
Taizo Muta, President, Hiroshima University
- 9:30 **[Invited] Technology Challenges for Future CMOS** ..... 2  
Masataka Hirose, Director, MIRAI, Advanced Semiconductor Research Center, Advanced Industrial Science and Technology

### **10:15 – 10:30 Break**

- 10:30 **Summary of the 21st Century COE Program on Nanoelectronics for Tera-Bit Information Processing** ..... 4  
Atsushi Iwata, COE Leader, Graduate School of Advanced Sciences of the Matter, Hiroshima University
- 11:15 **[Invited] Trends and Requirements of Future FETs Based on a Simple Physical Device Model** ..... 12  
Dimitri A. Antoniadis and Ali Khakifirooz, Massachusetts Institute of Technology

### **12:00 – 13:30 Lunch Break**

### **SYSTEM & DEVICE SESSION 13:30 – 17:15** *International Conference Room / 1F*

- 13:30 **[Invited] Reconfigurable Parallel Image Processing System Using Three-Dimensional LSI** ..... 18  
Mitsumasa Koyanagi, Takeaki Sugimura, and Tetsu Tanaka, Tohoku University
- 14:15 **Inductor based Circuit Techniques for Chip-to-Chip Interconnect and Standing Wave Clock Generation** ..... 24  
Mamoru Sasaki, Bin Yan, Daisuke Arizono, Mitsuru Shiozaki, Atsushi Mori, and Atsushi Iwata, Graduate School of Advanced Sciences of the Matter, Hiroshima University
- 14:45 **Low-Noise and Low-Voltage Circuit Techniques for CMOS Analog Design** ..... 28  
Takeshi Yoshida, Yoshihiro Masui, Mamoru Sasaki, and Atsushi Iwata, Graduate School of Advanced Sciences of the Matter, Hiroshima University

### **15:15 – 15:30 Break**

- 15:30 **[Invited] Nanoscale Silicon Devices Using Nanostructure Physics for VLSI Applications** ..... 32  
Toshiro Hiramoto, Kousuke Miyaji, and Masaharu Kobayashi, The University of Tokyo
- 16:15 **Characterization of Electronic Charged States of Si-based Quantum Dots for Multi-valued MOS Memories** ..... 36  
Seichi Miyazaki, Graduate School of Advanced Sciences of the Matter, Hiroshima University
- 16:45 **Formation Techniques for Three-Dimensional MOS Beam-Channel Transistor** ..... 40  
Hideo Sunami and Kiyoshi Okuyama, Research Center for Nanodevices and Systems, Hiroshima University

**CLOSING REMARKS**      **17:15 – 17:20**

**POSTER SESSION**      **17:30 – 18:30**

*Liaison Corner 509 / 5F*

**BANQUET**      **18:30 – 20:00**

**TUESDAY, JANUARY 30**

**CIRCUITS & MODELING SESSION**      **9:00 – 11:45**      *International Conference Room / 1F*

- 9:00    **Functional-Memory Architectures for Information-Processing Systems** ..... 46  
Hans Jürgen Mattausch, Tetsushi Koide, M. Anwarul Abedin, and Koh Johguchi, Research Center for Nanodevices and Systems, Hiroshima University
- 9:30    **Functional-Memory-Based Systems Enabling Recognition and Learning** ..... 50  
Tetsushi Koide, Hans Jürgen Mattausch, Ali Ahmadi, Takashi Morimoto, and Kousuke Yamaoka, Research Center for Nanodevices and Systems, Hiroshima University
- 10:00    **Physics-Based Photodiode Model Enabling Consistent Opto-Electronic Circuit Simulation** ..... 54  
Mitiko Miura-Mattausch, Kohkichi Konno, Gaku Suzuki, Tatsuya Ezaki, Osamu Matsushima, Yoshio Mizukane, Dondee Navarro, Masataka Miyake, Norio Sadachika, and Hans Jürgen Mattausch, Graduate School of Advanced Sciences of the Matter, Hiroshima University

**10:30 – 10:45**    **Break**

- 10:45    **A Single-chip Gaussian Monocycle Pulse Transmitter using 0.18  $\mu$ m CMOS Technology for Intra/Interchip UWB Communication** ..... 58  
Takamaro Kikkawa, Pran Kanai Saha, Nobuo Sasaki, and Kentaro Kimoto, Research Center for Nanodevices and Systems, Hiroshima University
- 11:15    **Optical Interconnection in Silicon LSI** ..... 62  
Shin Yokoyama, Yuichiro Tanushi, and Masato Suzuki,  
Research Center for Nanodevices and Systems, Hiroshima University

**11:45 – 13:15**    **Lunch Break**

**DEVICE & PROCESS SESSION**      **13:15-15:30**      *International Conference Room / 1F*

- 13:15    **Ultrarapid Thermal Annealing Induced by DC Arc Discharge Plasma Jet Irradiation** ..... 68  
Seiichiro Higashi, Hirotaka Kaku, Tatsuya Okada, Takuya Yorimoto, Hideki Murakami, and Seiichi Miyazaki, Graduate School of Advanced Sciences of the Matter, Hiroshima University
- 13:45    **Evaluation of Chemical Structures and Work Function of NiSi near the Interface between NiSi and SiO<sub>2</sub>** ..... 70  
Hideki Murakami, Hiromichi Yoshinaga, Daisuke Azuma, Akio Ohta, Yuuki Munetaka, Seiichiro Higashi, Seiichi Miyazaki, Takayuki Aoyama, Kimihiko Hosaka, and Kentaro Shibahara, Graduate School of Advanced Sciences of the Matter, Hiroshima University

**14:15 – 14:30**    **Break**

14:30	<b>Development of Reliable High-<math>\kappa</math> Gate Dielectrics for Scaled MOSFETs</b> .....	74
	Anri Nakajima, Research Center for Nanodevices and Systems, Hiroshima University	
15:00	<b>Metal Gate and Junction Technologies for Leading Edge Devices</b> .....	78
	Kentaro Shibahara, Research Center for Nanodevices and Systems, Hiroshima University	

**CLOSING REMARKS 15:30-15:45**

**POSTER EXHIBITORS**

P-01	<b>An Object Detection/Recognition System using a 3-Dimensional Integration with Local and Global Wireless Interconnections</b> .....	84
	Hiroshi Ando, Seiji Kameda, Nobuo Sasaki, Daisuke Arizono, Kentaro Kimoto, Norimitsu Fuchigami, Kouta Kaya, Mamoru Sasaki, Takamaro Kikkawa, and Atsushi Iwata	
P-02	<b>A Vision System using a 3-Dimensional Integration with Local and Global Wireless Interconnections</b> .....	88
	Seiji Kameda, Nobuo Sasaki, Daisuke Arizono, Kentaro Kimoto, Masaki Odahara, Mamoru Sasaki, Takamaro Kikkawa, and Atsushi Iwata	
P-03	<b>Learning Algorithms for Robots Behaving Flexibly in Dynamic Environments</b> .....	92
	Masahiro Ono, Hiroshi Ando, Mamoru Sasaki, and Atsushi Iwata	
P-04	<b>Window-based Stereo Matching Algorithm Using a Weighted Average of Costs Aggregated with Window Size Reduction</b> .....	96
	Kan'ya Sasaki, Seiji Kameda, Hiroshi Ando, Mamoru Sasaki, and Atsushi Iwata	
P-05	<b>A 0.6 V Supply CMOS Amplifier Using Noise Reduction Techniques of Autozeroing and Chopper Stabilization</b> .....	100
	Yoshihiro Masui, Takeshi Yoshida, Mamoru Sasaki, and Atsushi Iwata	
P-06	<b>Evaluation of Digital Crosstalk Noise to Fully Differential VCO</b> .....	104
	Akihiro Toya, Yoshitaka Murasaka, Takafumi Ohmoto, and Atsushi Iwata	
P-07	<b>HiSIM-SOI: Complete Surface-Potential-Based Fully-Depleted SOI-MOSFET Model for Circuit Simulation</b> .....	108
	Norio Sadachika, Daisuke Kitamaru, Yasuhito Uetsuji, Dondee Navarro, Marmee Mohd Yusoff, Tatsuya Ezaki, Hans Jürgen Mattausch, Shunsuke Baba, and Mitiko Miura-Mattausch	
P-08	<b>Photoemission Study of HfO<sub>2</sub>/Ge(100) Stacked Structures</b> .....	110
	Hiroshi Nakagawa, Akio Ohta, Hideki Murakami, Seiichiro Higashi, and Seiichi Miyazaki	
P-09	<b>Photoemission Study of Ultrathin N incorporated Hf-Silicates on Si(100) Systems</b> .....	112
	Akio Ohta, Hiroshi Nakagawa, Hideki Murakami, Seiichirou Higashi, Seiichi Miyazaki, Seiji Inumiya, and Yasuo Nara	
P-10	<b>Development of Fabrication Processes for New SOI MOS Transistor and a Silicidation Technique for Source and Drain of Vertical Channel Devices</b> .....	116
	Kiyoshi Okuyama, Koji Yoshikawa, Shunpei Matsumura, Atsushi Sugimura, and Hideo Sunami	

P-11	<b>A Human-memory Based Learning Model and Hardware Prototyping in FPGA</b> .....	120
	Ali Ahmadi, M. Anwarul Abedin, Hans Jürgen Mattausch, Tetsushi Koide, Yoshinori Shirakawa, and M. Arifin Ritonga	
P-12	<b>Application of Fully Parallel Associative Memory in Two-stage Pattern Matching</b> .....	124
	M. Anwarul Abedin, Ali Ahmadi, Yuuki Tanaka, Shogo Sakakibara, Tetsushi Koide, and Hans Jürgen Mattausch	
P-13	<b>Highly-Parallel Table-Lookup-Coding with Scalable Architecture using Flexible Multi-Ported Content Addressable Memory</b> .....	126
	Takeshi Kumaki, Yutaka Kono, Masakatsu Ishizaki, Tetsushi Koide, and Hans Jürgen Mattausch	
P-14	<b>Multi-Bank Register File for Increased Performance of Highly-Parallel Processors</b> .....	130
	Koh Johguchi, Ken-ichi Aoyama, Tetsuya Sueyoshi, Moto Maeda, Hans Jürgen Mattausch, Tetsushi Koide, Tetsuo Hironaka, and Kazuya Tanigawa	
P-15	<b>FPGA Implementation of Object-Based Real-Time Object Tracking Architecture</b> .....	134
	Kousuke Yamaoka, Takashi Morimoto, Hidekazu Adachi, Kazutoshi Awane, Tetsushi Koide, and Hans Jürgen Mattausch	
P-16	<b>A Single-chip Ultra-Wideband Receiver using Silicon Integrated Antennas for Inter-chip Wireless Interconnection</b> .....	136
	Nobuo Sasaki, Masashi Fukuda, Masakazu Nitta, Kentaro Kimoto, and Takamaro Kikkawa	
P-17	<b>On-Chip Wireless Signal Transmission using Si Integrated Antennas</b> .....	140
	Kentaro Kimoto, Masakazu Nitta, Nobuo Sasaki, and Takamaro Kikkawa	
P-18	<b>Workfunction Tuning of NiSi and Pd<sub>2</sub>Si Fully-Silicided Gates by Predoping</b> .....	144
	Takuji Hosoi, Kosuke Sano, Masaki Hino, and Kentaro Shibahara	
P-19	<b>Ring Resonator Optical Switches for Interconnection on Si Chips</b> .....	146
	Yuichiro Tanushi and Shin Yokoyama	
P-20	<b>Monolithic Mach-Zehnder Optical Modulator Using Electro-Optic Material: (Ba,Sr)TiO<sub>3</sub> Film Sputter Deposited at Low Temperature on Silicon</b> .....	148
	Masato Suzuki, Yuichiro Tanushi, Kazuma Nagata, and Shin Yokoyama	
P-21	<b>Atomic-Layer-Deposition of HfO<sub>2</sub> on Si and Ge Substrates from Hafnium Tetrakis(ethylmethylamino) and Water</b> .....	150
	Shiyang Zhu and Anri Nakajima	