

Development of Fabrication Processes for New SOI MOS Transistor and a Silicidation Technique for Source and Drain of Vertical Channel Devices

Kiyoshi Okuyama, Koji Yoshikawa, Shunpei Matsumura, Atsushi Sugimura, and Hideo Sunami Research Center for Nanodevice and Systems, Hiroshima University Phone: +81-82-424-6265, Fax: +81-82-424-3499, E-mail: okuyama@sxsys.hiroshima-u-ac.jp

Introduction

Three-dimensional (3-D) devices have been investigated for further scaled devices. While, these devices have a certain possibilities to realize various functions in future LSI. Beam Channel transistor 3-D structure devices has been investigated. Planer-area conscious driving current 2µ1 SOI b n Source Drain Contents: 1un araet Ľ A. Developement of a new SOI MOS transistor eiaht. 100n Rear vertical channel transistor BOX S 1µm 100 nr 10 nr Beam Channel Transistor Gate length, L A. Development of a new SOI MOS transistor **Device Fabrication** Formation of electrically separated electrodes on top Suppression of stand-by power is one of key issues on VLSI's. and side regions of SOI channel is needed. Therefore, it has been studied to control the threshold voltage of MOS Key techniques: transistor by various substrate biasing SiO2-coverd Gate 200- and 500-nm SOI of 300 nm narrow channe in height A technique utilized top gate as an W etching mask for side electrode BOX For a case of multi-gate device, there is formation certain possibility to control its device SOI channel poly-Si film characteristics independently using these aates

1-um BO

A narrow-channel SOI device with additional side gate is fabricated and its subthreshold behaviors are discussed

Experimental Results

The device provides some operation modes using electrically separated gates.



Threshold-voltage variation, ΔV_{TH} is defined to be deference from that of tri-gate operation.



From this viewpoint, a new functional 3-D device has been developed and a silicidation technique of source and drain for

B. A silicidation technique for source and drain of



are successfully formed on both

sides of the narrow SOI channel.



Side Gate



An SOI nMOSFET with additional side gate electrodes is fabricated and discussed its subthreshold behaviors

Device Fabrication:

Formation of electrically separated electrodes.

A self-aligned technique utilized top gate as an etching mask for side electrodes formation is adopted

Device Characteristics:

Threshold-voltage variations are observed by choosing rather small additional-gate voltage. These sensitive responses to side-gate biasing can be realized because of its thin gate oxide.

B. A silicidation technique for source and drain of vertical channel transistor

3-D transistors, e.g. FinFET, have been extensively developed for further scaled devices. While, beam-channel transistor, BCT with tall vertical Si channel have been developed aiming planer-area conscious driving current.



fabrication process because of its high-aspect-ratio structure.

- Patterning of high-aspect-ratio Si channel
- Doping to sidewall of vertical channel

Experimental





Summary

Development of a new functional 3-D device and a silicidation technique of source and drain for 3-D structure devices have been discussed.

- An SOI nMOSFET with additional side gate electrodes is fabricated and discussed its subthreshold behaviors. Threshold-voltage variations are achieved in response to performance requirement. In the viewpoint of stand-bypower suppression, these provide certain controllability to circuit operation.
- In the silicidation process for vertical structure device, Sidiffused reaction causes deformation of Si-beams in cases of annealing at 300 °C or more. A 2-step annealing process prevents this phenomenon and NiSi film is successfully formed on vertical walls.

Importance of low resistive source and drain for BCT



Si-diffused reaction to unreacted Ni film

To investigate its reaction mechanism, Ni film is deposited on SiO2patterned Si-substrate and is annealed 20 minutes at 450 °C



For tall vertical-channel transistors, usual top-contact structure causes decrease of driving current. Silicidation of source and drain provides a solution to this problem.

From this viewpoint, silicidation process for vertical-channel device is investigated.

